I need an expert in low-latency data acquisition systems. We are utilizing FPGA-based DMA hardware to interface with a running application. I require assistance in mapping internal data schemas and establishing reliable logic paths for an external Python controller. The ideal candidate has experience with LeechCore or similar hardware-interfacing libraries and understands C++ memory management.